A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture | IEEE Journals & Magazine | IEEE Xplore