A design-for-testability technique for register-transfer level circuits using control/data flow extraction | IEEE Journals & Magazine | IEEE Xplore