A modeling technique for CMOS gates | IEEE Journals & Magazine | IEEE Xplore