Gated clock routing for low-power microprocessor design | IEEE Journals & Magazine | IEEE Xplore