Minimizing power consumption in digital CMOS circuits | IEEE Journals & Magazine | IEEE Xplore