Performance Optimization of LG = 16 nm Pulse Triggered Low Power High Speed Data Flip-Flops At Higher Temperatures With a VDD of 0.7 V | IEEE Conference Publication | IEEE Xplore