On the application of symbolic techniques to the multiple fault location in low testability analog circuits | IEEE Journals & Magazine | IEEE Xplore