Analysis of Logic Gates for Generation of Switching Sequence in Symmetric and Asymmetric Reduced Switch Multilevel Inverter | IEEE Journals & Magazine | IEEE Xplore