Time-Optimal Design of a CMOS Adder | IEEE Conference Publication | IEEE Xplore