Fault tolerant reversible logic synthesis: Carry look-ahead and carry-skip adders | IEEE Conference Publication | IEEE Xplore