Spatial avoidance of hardware faults using FPGA partial reconfiguration of tile-based soft processors | IEEE Conference Publication | IEEE Xplore