Double gate vertical tunnel FET for hybrid CMOS-TFET based low standby power logic circuits | IEEE Conference Publication | IEEE Xplore