A configurable parallel neurocomputer | IEEE Conference Publication | IEEE Xplore