Design and implementation for 125 mW/MIPS ultra-high speed low power asymmetric digital subscriber line transceiver chip | IEEE Conference Publication | IEEE Xplore