Logical design of a redundant binary adder | IEEE Conference Publication | IEEE Xplore