Combining partial orders and symbolic traversal for efficient verification of asynchronous circuits | IEEE Conference Publication | IEEE Xplore