Transformation of timing diagram specifications into VHDL code | IEEE Conference Publication | IEEE Xplore