Integrating design and verification environments through a logic supporting hardware diagrams | IEEE Conference Publication | IEEE Xplore