A clock-gating method for low-power LSI design | IEEE Conference Publication | IEEE Xplore