Fast instruction cache simulation strategies in a hardware/software co-design environment | IEEE Conference Publication | IEEE Xplore