A 0.67μW/MHz, 5ps Jitter, 4 Locking Cycles, 65nm ADDLL | IEEE Conference Publication | IEEE Xplore