A VLSI architecture for computing the optimal correspondence of string subsequences | IEEE Conference Publication | IEEE Xplore