Lot release strategy semiconductor assembly and testing based on the degree of constraint of the minimum spanning tree | IEEE Conference Publication | IEEE Xplore