FPGA-Based Design and Implementation of Reduced AES Algorithm | IEEE Conference Publication | IEEE Xplore