The loophole in logic test: mixed signal ASIC | IEEE Conference Publication | IEEE Xplore