Design for testability for mixed analog/digital ASICs | IEEE Conference Publication | IEEE Xplore