Limitations of the stuck-at fault model as an accurate measure of CMOS IC quality and a proposed schematic level fault model | IEEE Conference Publication | IEEE Xplore