Design and implementation of a 1024-point pipeline FFT processor | IEEE Conference Publication | IEEE Xplore