Used self-controllable voltage level technique to reduce leakage current in DRAM 4×4 in VLSI | IEEE Conference Publication | IEEE Xplore