A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification | IEEE Conference Publication | IEEE Xplore