Logic Level Fault Tolerance Approaches Targeting Nanoelectronics PLAs | IEEE Conference Publication | IEEE Xplore