A clock-gating based capture power droop reduction methodology for at-speed scan testing | IEEE Conference Publication | IEEE Xplore