A flexible high throughput multi-ASIP architecture for LDPC and turbo decoding | IEEE Conference Publication | IEEE Xplore