Counter Based Low Power, Low Latency Wallace Tree Multiplier Using GDI Technique for On-chip Digital Filter Applications | IEEE Conference Publication | IEEE Xplore