Design of High-Speed Viterbi Decoders on Virtex-6 FPGAs | IEEE Conference Publication | IEEE Xplore