Arithmetic and architectural design to reduce leakage in nano-scale digital circuits | IEEE Conference Publication | IEEE Xplore