Coupling noise analysis and high frequency design optimization of power/ground plane stack-up in embedded chip substrate cavities | IEEE Conference Publication | IEEE Xplore