Double edge-triggered half-static clock-gated D-type flip-flop | IEEE Conference Publication | IEEE Xplore