Design and Verification of 16 bit RISC Processor Using Vedic Mathematics | IEEE Conference Publication | IEEE Xplore