A Low-Jitter and Low-Power CMOS PLL for Clock Multiplication | IEEE Conference Publication | IEEE Xplore