High Frequency Electrical Model of Through Wafer Via for 3-D Stacked Chip Packaging | IEEE Conference Publication | IEEE Xplore