3-tier reconfiguration model For FPGAs using Hardwired Network on Chip | IEEE Conference Publication | IEEE Xplore