FPGA-based high performance page layout segmentation | IEEE Conference Publication | IEEE Xplore