Irredundant sequential machines via optimal logic synthesis | IEEE Conference Publication | IEEE Xplore