Design and optimization of 16×16 Bit multiplier using Vedic mathematics | IEEE Conference Publication | IEEE Xplore