Parallel counter design using four-valued threshold logic | IEEE Conference Publication | IEEE Xplore