Optimal choice of intermediate latching to maximize throughput in VLSI circuits | IEEE Conference Publication | IEEE Xplore