VLSI architectures for dynamic time warping using systolic arrays | IEEE Conference Publication | IEEE Xplore