Hardware architectures for successive cancellation decoding of polar codes | IEEE Conference Publication | IEEE Xplore