High-level synthesis implementation of HEVC 2-D DCT/DST on FPGA | IEEE Conference Publication | IEEE Xplore